

Revision History

Version	Date	By	Change Dscription	Approved
V1.0	2022-08-10	yhg	1:Revision preliminary version	
V2.0	2024-7-19	yhg	1:modify the FB resistors of U6 and U7 2:modify J9502 SIM+TF pad 3:modify J8700 4G module positioning hole 4:NC R94	

Boardcon Confidential



Boardcon Inc

Room702-710, XinAn Business Building, 45Zone, BaoAn District,Shenzhen China +86-755-27571591

Title

Revision History

Size

A4

Document Number

SBC3588

Drawn

yhg

Rev

2


Date:

Friday, July 19, 2024

Sheet

1 of 23

Mini PC Block Diagram



Boardcon Confidential

USB Controller Configure Table


Controller Name	Pin Name	Type-C Function	DPeLane Function		USB30 OTG+DPeLane Function		USB20 OTG+DPeLane Function		USB20 OTG+DPeLane Function	
			OPTION1	OPTION2	OPTION1	OPTION2	OPTION1	OPTION2	OPTION1	OPTION2
USB30 OTG0 Device or Host	TYPEFC_SBI0/DP0_A0SD	TYPEFC_SBI0	DP0_A0SD	DP0_A0SD	DP0_A0SD	DP0_A0SD	DP0_A0SD	DP0_A0SD	DP0_A0SD	DP0_A0SD
	TYPEFC_SBI0/DP0_A0SN	TYPEFC_SBI0	DP0_A0SN	DP0_A0SN	DP0_A0SN	DP0_A0SN	DP0_A0SN	DP0_A0SN	DP0_A0SN	DP0_A0SN
	TYPEFC_SBI0SLP/DP0_TXSD	TYPEFC_SBI0SLP	DP0_TXSD	DP0_TXSD	TYPEFC_SBI0SLP	DP0_TXSD	DP0_TXSD	DP0_TXSD	DP0_TXSD	DP0_TXSD
	TYPEFC_SBI0SLP/DP0_TXSN	TYPEFC_SBI0SLP	DP0_TXSN	DP0_TXSN	TYPEFC_SBI0SLP	DP0_TXSN	DP0_TXSN	DP0_TXSN	DP0_TXSN	DP0_TXSN
USB20 OTG0 Device or Host	TYPEFC_SBI1SLP/DP1_TXSD	TYPEFC_SBI1SLP	DP1_TXSD	DP1_TXSD	TYPEFC_SBI1SLP	DP1_TXSD	DP1_TXSD	DP1_TXSD	DP1_TXSD	DP1_TXSD
	TYPEFC_SBI1SLP/DP1_TXSN	TYPEFC_SBI1SLP	DP1_TXSN	DP1_TXSN	TYPEFC_SBI1SLP	DP1_TXSN	DP1_TXSN	DP1_TXSN	DP1_TXSN	DP1_TXSN
	TYPEFC_SBI0SLP/DP0_TXSD	TYPEFC_SBI0SLP	DP0_TXSD	DP0_TXSD	TYPEFC_SBI0SLP	DP0_TXSD	DP0_TXSD	DP0_TXSD	DP0_TXSD	DP0_TXSD
	TYPEFC_SBI0SLP/DP0_TXSN	TYPEFC_SBI0SLP	DP0_TXSN	DP0_TXSN	TYPEFC_SBI0SLP	DP0_TXSN	DP0_TXSN	DP0_TXSN	DP0_TXSN	DP0_TXSN
USB20 OTG0 Device or Host	TYPEFC_SBI2SLP/DP2_TXSD	TYPEFC_SBI2SLP	DP2_TXSD	DP2_TXSD	TYPEFC_SBI2SLP	DP2_TXSD	DP2_TXSD	DP2_TXSD	DP2_TXSD	DP2_TXSD
	TYPEFC_SBI2SLP/DP2_TXSN	TYPEFC_SBI2SLP	DP2_TXSN	DP2_TXSN	TYPEFC_SBI2SLP	DP2_TXSN	DP2_TXSN	DP2_TXSN	DP2_TXSN	DP2_TXSN
	TYPEFC_SBI0SLP/DP0_TXSD	TYPEFC_SBI0SLP	DP0_TXSD	DP0_TXSD	TYPEFC_SBI0SLP	DP0_TXSD	DP0_TXSD	DP0_TXSD	DP0_TXSD	DP0_TXSD
	TYPEFC_SBI0SLP/DP0_TXSN	TYPEFC_SBI0SLP	DP0_TXSN	DP0_TXSN	TYPEFC_SBI0SLP	DP0_TXSN	DP0_TXSN	DP0_TXSN	DP0_TXSN	DP0_TXSN
USB30 OTG1 Device or Host	TYPEFC_SBI1/DP1_A0SD	TYPEFC_SBI1	DP1_A0SD	DP1_A0SD	DP1_A0SD	DP1_A0SD	DP1_A0SD	DP1_A0SD	DP1_A0SD	DP1_A0SD
	TYPEFC_SBI1/DP1_A0SN	TYPEFC_SBI1	DP1_A0SN	DP1_A0SN	DP1_A0SD	DP1_A0SN	DP1_A0SD	DP1_A0SN	DP1_A0SD	DP1_A0SN
	TYPEFC_SBI1SLP/DP1_TXSD	TYPEFC_SBI1SLP	DP1_TXSD	DP1_TXSD	TYPEFC_SBI1SLP	DP1_TXSD	DP1_TXSD	DP1_TXSD	DP1_TXSD	DP1_TXSD
	TYPEFC_SBI1SLP/DP1_TXSN	TYPEFC_SBI1SLP	DP1_TXSN	DP1_TXSN	TYPEFC_SBI1SLP	DP1_TXSN	DP1_TXSN	DP1_TXSN	DP1_TXSN	DP1_TXSN
USB20 OTG1 Device or Host	TYPEFC_SBI2SLP/DP2_TXSD	TYPEFC_SBI2SLP	DP2_TXSD	DP2_TXSD	TYPEFC_SBI2SLP	DP2_TXSD	DP2_TXSD	DP2_TXSD	DP2_TXSD	DP2_TXSD
	TYPEFC_SBI2SLP/DP2_TXSN	TYPEFC_SBI2SLP	DP2_TXSN	DP2_TXSN	TYPEFC_SBI2SLP	DP2_TXSN	DP2_TXSN	DP2_TXSN	DP2_TXSN	DP2_TXSN
	TYPEFC_SBI0SLP/DP0_TXSD	TYPEFC_SBI0SLP	DP0_TXSD	DP0_TXSD	TYPEFC_SBI0SLP	DP0_TXSD	DP0_TXSD	DP0_TXSD	DP0_TXSD	DP0_TXSD
	TYPEFC_SBI0SLP/DP0_TXSN	TYPEFC_SBI0SLP	DP0_TXSN	DP0_TXSN	TYPEFC_SBI0SLP	DP0_TXSN	DP0_TXSN	DP0_TXSN	DP0_TXSN	DP0_TXSN
USB20 OTG2 Device or Host	TYPEFC_SBI2SLP/DP2_TXSD	TYPEFC_SBI2SLP	DP2_TXSD	DP2_TXSD	TYPEFC_SBI2SLP	DP2_TXSD	DP2_TXSD	DP2_TXSD	DP2_TXSD	DP2_TXSD
	TYPEFC_SBI2SLP/DP2_TXSN	TYPEFC_SBI2SLP	DP2_TXSN	DP2_TXSN	TYPEFC_SBI2SLP	DP2_TXSN	DP2_TXSN	DP2_TXSN	DP2_TXSN	DP2_TXSN
	TYPEFC_SBI0SLP/DP0_TXSD	TYPEFC_SBI0SLP	DP0_TXSD	DP0_TXSD	TYPEFC_SBI0SLP	DP0_TXSD	DP0_TXSD	DP0_TXSD	DP0_TXSD	DP0_TXSD
	TYPEFC_SBI0SLP/DP0_TXSN	TYPEFC_SBI0SLP	DP0_TXSN	DP0_TXSN	TYPEFC_SBI0SLP	DP0_TXSN	DP0_TXSN	DP0_TXSN	DP0_TXSN	DP0_TXSN
USB30 HOST2	PCSD0_2_TX/SARX0_2_									
	PCSD0_2_TX/SARX0_2_									
	PCSD0_2_TX/SARX0_2_									
	PCSD0_2_TX/SARX0_2_									
USB30 HOST2	PCSD0_2_TX/SARX0_2_									
	PCSD0_2_TX/SARX0_2_									
	PCSD0_2_TX/SARX0_2_									
	PCSD0_2_TX/SARX0_2_									
USB20 HOST0	USB20_HOST0_DP									
	USB20_HOST0_DP									
	USB20_HOST0_DP									
	USB20_HOST0_DP									
USB20 HOST1	USB20_HOST1_DP									
	USB20_HOST1_DP									
	USB20_HOST1_DP									
	USB20_HOST1_DP									

Note:


DP Lane swap enable
0:lane0:1/2/3 Txdata mapping to lane3/3/0/1_TxDP/N
1:lane0:1/2/3 Txdata mapping to lane3/3/0/1_TxDP/N

```
Note:
DP Lane swap enable
0:Lane0/1/2/3 TxData mapping to Lane0/1/2/3_TXDP/N
1:Lane0/1/2/3 TxData mapping to Lane2/3/0/1_TXDP/N
```


Config0:
TypeC0 (With DP function)




Config3:
USB3.0 OTG0 + DP0 2Lane(Swap ON)




Config1:
USB2.0 OTG0 + DP0 4Lane(Swap OFF)



Config4:
USB3.0 OTG0 + DP0 2Lane(Swap OFF)




Config2:
USB2.0 OTG0 + DP0 4Lane(Swap ON)




I2C MAP

RK3588




UART MAP

RK3588




SPI MAP

RK3588



PCIe/SATA Connector Diagram



PCIe Controller Configure Table

Controller Name	Data & Clk Lane Configure			Control GPIO & Power Pin
	OPTION	CLK LANE	DATA LANE	
PCIe30X4 RC & EP	OPTION1	PCIe30_PORT0_REF_CLKP PCIe30_PORT0_REF_CLKN	PCIe30_PORT0_TX0 PCIe30_PORT0_RX0	PCIe30X4_CLKREQ_M* PCIe30X4_WAKEN_M* PCIe30X4_PERSTN_M* PCIe30X4_BUTTON_RSTN
	OPTION2	PCIe30_PORT0_REF_CLKP PCIe30_PORT0_REF_CLKN	PCIe30_PORT0_TX0 PCIe30_PORT0_RX0 PCIe30_PORT0_TX1 PCIe30_PORT0_RX1	
	OPTION3	PCIe30_PORT0_REF_CLKP PCIe30_PORT0_REF_CLKN PCIe30_PORT1_REF_CLKP PCIe30_PORT1_REF_CLKN	PCIe30_PORT0_TX0 PCIe30_PORT0_RX0 PCIe30_PORT1_TX0 PCIe30_PORT1_RX0 PCIe30_PORT1_TX1 PCIe30_PORT1_RX1	
PCIe30X2 RC	OPTION1	PCIe30_PORT1_REF_CLKP PCIe30_PORT1_REF_CLKN	PCIe30_PORT1_TX0 PCIe30_PORT1_RX0	PCIe30X2_CLKREQ_M* PCIe30X2_WAKEN_M* PCIe30X2_PERSTN_M* PCIe30X2_BUTTON_RSTN
	OPTION2	PCIe30_PORT1_REF_CLKP PCIe30_PORT1_REF_CLKN	PCIe30_PORT1_TX0 PCIe30_PORT1_RX0 PCIe30_PORT1_TX1 PCIe30_PORT1_RX1	
PCIe30X1_0 RC	OPTION1	PCIe20_1_REF_CLKP PCIe20_1_REF_CLKN	PCIe20_1_TXP PCIe20_1_RXP PCIe20_1_TXN PCIe20_1_RXN	PCIe30X1_0_CLKREQ_M* PCIe30X1_0_WAKEN_M* PCIe30X1_0_PERSTN_M* PCIe30X1_0_BUTTON_RSTN
PCIe30X1_1 RC	OPTION1	PCIe30_PORT1_REF_CLKP PCIe30_PORT1_REF_CLKN	PCIe30_PORT1_TX1 PCIe30_PORT1_RX1	PCIe30X1_1_CLKREQ_M* PCIe30X1_1_WAKEN_M* PCIe30X1_1_PERSTN_M* PCIe30X1_1_BUTTON_RSTN
	OPTION2	PCIe20_2_REF_CLKP PCIe20_2_REF_CLKN	PCIe20_2_TXP PCIe20_2_RXP PCIe20_2_TXN PCIe20_2_RXN	
PCIe20X1_2 RC	OPTION1	PCIe20_0_REF_CLKP PCIe20_0_REF_CLKN	PCIe20_0_TXP PCIe20_0_RXP PCIe20_0_TXN PCIe20_0_RXN	PCIe20X1_2_CLKREQ_M* PCIe20X1_2_WAKEN_M* PCIe20X1_2_PERSTN_M* PCIe20X1_2_BUTTON_RSTN


Note: PCIe30_PORT*_REF_CLKP/N is input gpio

Note: M*=Mean to M0 or M1, It's the same source, Just multiplex to M0 or M1. So, Only use one at the same time.


PCIe/SATA Function Combination

Function Combination				
Function Item	PCIEX4	PCIEX2	PCIEX1	SATA
Option1	1(DM)	0	3(RC)	0
Option2	1(DM)	0	2(RC)	1
Option3	1(DM)	0	1(RC)	2
Option4	1(DM)	0	0	3
Option5	0	1(DM)+1(RC)	3(RC)	0
Option6	0	1(DM)+1(RC)	2(RC)	1
Option7	0	1(DM)+1(RC)	1(RC)	2
Option8	0	1(DM)+1(RC)	0	3
Option9	0	1(DM)	4(RC)	1
Option10	0	1(DM)	3(RC)	2
Option11	0	1(DM)	2(RC)	3
Option12	0	0	1(DM)+4(RC)	2
Option13	0	0	1(DM)+3(RC)	3



PCIe3.0 REFCLK





PCIe2.0 REFCLK





Main Power



Power ON key







KEY



Boardcon Confidential



	Boardcon Inc Room702-710, XinAn Business Building, 45Zone, BaoAn District, Shenzhen China +86-755-27571591			
	Power/KEY/IR			
Size	Document Number	Drawn	Rev	
Custom	SBC3588	yhg	2	
Date	Saturday, July 20, 2024	Sheet	6	of 23



Max out: 500mA

Max out: 500mA



Boardcon Confidential



This standalone BT-ANT is reserved for AP6275PR3. Leave PIN48 float for AP6275P, of which BT-ANT is mux with WIFI.


VBAT: (3.1-3.8V) / 1.2A
VDDIO: (1.68-1.98V) / 300mA.

WIFI:a/b/g/n/ac/ax 2T2R MIMO
BT:5.0




V2:2024.7.19




USB30_HOST2



Download Port




Note:
USB3.0信号的ESD不能随便换掉
如需换那么必须选择相同的规格。





TYPECO_SSTX1P
TYPECO_SSTX1N
TYPECO_SSRX1P
TYPECO_SSRX1N

Boardcon Confidential




Boardcon Inc			
Room702-710, XinAn Business Building, 45Zone, BaoAn District, Shenzhen China +86-755-27571591			
Title			
Rear USB3.0 with download			
Size	Document Number	Drawn	Rev
A3	SBC3588	ythg	2
Date:	Friday, July 19, 2024	Sheet	10 of 23


MiniPCie2.0 Slot_Support 4G module







Nano SIM+Micro SD




Boardcon Confidential



Ethernet1



RTC Power



Boardcon Confidential



Boardcon Inc. Room702-710, XinAn Business Building, 45Zone, BaoAn District, Shenzhen China +86-755-27571591

UART/RS485/CAN/Ethernet






Size A3	Document Number SBC3588	Drawn yhg	Rev 2
Date: Friday, July 19, 2024	Sheet 12	of 23	

MIPI Camera

MIPI_CSI_PWDN0 >> I2S0_SCLK_RX_IV8 GPIO1_C4



MIPI-CSI_DPHY0_RX Interface









Camera 0

VGA OUTPUT

DPO_AUXP >>> TYPECO_SBU1/DPO_AUXP
DPO_AUXN >>> TYPECO_SBU2/DPO_AUXN
DPO_TX2P >>> TYPECO_SSRX2P
DPO_TX2N >>> TYPECO_SSRX2N
DPO_TX3P >>> TYPECO_SSTX2P
DPO_TX3N >>> TYPECO_SSTX2N




VGA_HPDIN_L >>> TYPECO_SBU2_DC GPIO0_D3_u

UART9_RX_M1 >>> SATA1_ACT_LED_M0
UART9_TX_M1 >>> SPDIF0_TX_M1
UART9_CTS_M1 >>> PCIE30X1_1_WAKEN_M1_L
UART9_RTS_M1 >>> PCIE1_1_CLKREQn_M1_L
CAN0_TX_M0 >>>
CAN0_RX_M0 >>>



Boardcon Confidential

Boardcon Inc Room702-710, XinAn Business Building, 45Zone, BaoAn District, Shenzhen China +86-755-27571591			
File VO-VGA Output			
Size A3	Document Number SBC3588	Drawn yhg	Rev 2
Date: Friday, July 19, 2024	Sheet 15 of 23		






Boardcon Confidential

Boardcon Inc		Room702-710, XinAn Business Building, 45Zone, BaoAn District, Shenzhen China	
Title		VO-LCM MIPI	
Size	Document Number	Drawn	Rev
A3	SBC3588	yhg	2
Date:	Friday, July 19, 2024	Sheet	16 of 23


```

PCIE30_PORT0_RESPFLN_IN
PCIE30_PORT0_RESPFLN_IN
PCIE30_PORT0_TX0P
PCIE30_PORT0_TX0N
PCIE30_PORT0_TX1P
PCIE30_PORT0_TX1N
PCIE30_PORT0_RX0P
PCIE30_PORT0_RX0N
PCIE30_PORT0_RX1P
PCIE30_PORT0_RX1N

```



PI6C_SS1	PI6C_SS0	Spread %
0	0	No Spread
0	1	-0.5
1	0	-1.0
1	1	No Spread



```

>>>MEMIO_TX0P_PORT
>>>MEMIO_TX0N_PORT

>>>MEMIO_TX1P_PORT
>>>MEMIO_TX1N_PORT










>>>MEMIO_TX2P_PORT
>>>MEMIO_TX2N_PORT

>>>MEMIO_TX3P_PORT
>>>MEMIO_TX3N_PORT


>>>MEMIO_TX_SH0W/ADDP_TX_AUXN
MEMIO_TX_SH0P/ADDP_TX_AUXP

<<<MEMITX0_SDA_M0
MEMITX0_SCL_M0
MEMITX0_CEC_M0
MEMITX0_EF0FN_M0 IVS



```

[illegible]

SATA



SATA POWER





NOTES: The SATA differential trace impedance is 100 OHM.
The SATA trace length is less than 5 inch.





Boardcon Confidential

	Boardcon Inc Room702-710, XinAn Business Building, 45Zone, BaoAn District, Shenzhen China +86-755-27571591			
	Title	SATA3.0		
	Size	Document Number	Drawn	Rev
	A3	SBC3588	yhg	2
Date:	Friday, July 19, 2024		Sheet	19 of 23



USB30+USB2.0



Note:
USB3.0信号的ESD不能随便换掉
如需换那么必须选择相同的规格。



DisplayPort TX



Boardcon Confidential			
Boardcon Inc. Room703-710, XinAn Business Building, 45Zone, BaoAn District, Shenzhen China +86-755-27571591			
Title	VO-DP TX		
Size	Document Number	Drawn	Rev
A3	SBC3588	yhg	2
Date:	Friday, July 19, 2024	Sheet	22 of 23